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Abstract
MicroBooNE experiment is to build a ∼170 tons Liquid Argon (LAr) Time Projection Chamber (TPC) detector that will
observe interactions of neutrinos from the on-axis Booster Neutrino Beam and oﬀ-axis NuMI Beam at Fermi National
Accelerator Laboratory. The experiment will address the low energy excess observed by the MiniBooNE experiment,
measure low energy neutrino cross sections, and serve as the necessary next step in a phased program towards massive
Liquid Argon TPC detectors.
MicroBooNE TPC will have 3 readout wire planes with 8,256 wires/signal channels. All the signals will be pre-
amplified, shaped, digitized and pre-processed online before recording for oﬄine analysis of a wide variety of physics
programs. To optimize the detector performance and signal-to-noise ratio, analog front end ASIC designed in 180 nm
CMOS technology will be deployed and operated in LAr. Pre-amplified and shaped detector signals will be diﬀerentially
driven to ADC boards operated in detector hall where signals are digitized and prepared for online data pre-processing
in FPGAs. This article is an overview of the front end readout architecture of the MicroBooNE experiment, which
describes the development of the front end readout electronics and preliminary test results.
© 2011 Published by Elsevier BV. Selection and/or peer-review under responsibility of the organizing committee for
TIPP 2011.
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1. Introduction
1.1. MicroBooNE Experiment
The MicroBooNE experiment [1] is to build a ∼170 tons LAr TPC with ∼60 tons fiducial volume. It
will be placed at ∼470m from the Booster Neutrino Beam (BNB) to observe interactions of neutrinos from
the on-axis BNB and oﬀ-axis NuMI Beam at Fermilab. The MicroBooNE detector consists of a 2.5m ×
2.3m × 10.4m TPC and an array of 30 PMTs that will be placed behind the wire planes of the TPC. The
TPC is housed in an evacuable and foam insulated cryostat vessel, as shown in Figure 1. The TPC has three
wire planes with 3mm wire pitch, total 8,256 readout channels. Two induction planes, denoted U and V,
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Fig. 1. The MicroBooNE TPC is inserted into the foam insulated cryostat
with wires running at ±30◦ with respect to the beam direction, which defines the z-axis, and one collection
plane (Y-plane) with vertical wires running perpendicular to the beam. The TPC has 2.5m drift length in a
uniform field of 500V/cm.
The physics goals of the MicroBooNE experiment are to address the low energy excess observed by
the MiniBooNE experiment and measure low energy neutrino cross sections. The MicroBooNE experiment
also serves as the necessary next step in a phased program towards massive Liquid Argon TPC detectors.
The development goals of the MicroBooNE experiment are major advance in neutrino detector technology,
such as purification without evacuation, foam insulated cryostat, cryogenic electronics and 2.5m long drift.
The MicroBooNE collaboration has been formed in 2007, it has ∼70 collaborators from 13 institutions. The
MicroBooNE project has just had a successful U.S. Department of Energy (DOE) CD-2/3a review in August
2011, and planned to take data in ∼2014.
1.2. Liquid Argon TPC and Signal Properties
The LAr TPC [2] is a very promising detector technology for future beam-based neutrino research and
nucleon decay research. This technology oﬀers extraordinarily precise event reconstruction and particle
identification, as well as scalability to very-large detectors. The LAr TPC has high detection eﬃciency
and excellent background rejection, it also provides high spatial and energy resolution. The MicroBooNE
detector has ∼3 Mega-voxel for detailed 3D event reconstruction.
The signal properties of LAr TPC is shown in Figure 2. It shows the planar illustration of electric field
lines (i.e., electron trajectories) and the signals induced by an ionizing track at 90◦ to the wire direction and
at 0◦ to the wire planes. In this simulation the wires in the induction planes U and V are inclined at ±45◦ with
respect to wires in the Y plane. Small bipolar signals from two induction planes, and large unipolar signal
from the collection plane will be processed and read out by the MicroBooNE front end readout electronics.
2. MicroBooNE Front End Readout Electronics
2.1. Readout Electronics System Architecture
The MicroBooNE readout electronics system must process signals from 8,256 TPC detection wires and
30 PMT signals in the chamber. The full readout electronics system architecture is shown in Figure 3, it
includes two subsystems, the TPC readout electronics and the PMT readout electronics. The TPC readout
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Fig. 2. The signal properties of LAr TPC
electronics system reads out, digitizes, and processes the detector signals from the TPC induction and col-
lection wires, while the PMT readout electronics system reads out, digitizes, and processes the PMT signals.
The PMT readout electronics system can produce trigger signals for the whole readout and data acquisition
(DAQ) system. The TPC and PMT readout electronics systems have diﬀerent analog front end and digitiza-
tion designs, but they share the same back end design that organizes and packages the data, and then sends
it to the DAQ system. The DAQ system concentrates the data from both TPC and PMT readout electronics
systems, providing the buﬀer for data before the event is built and recorded.
The TPC readout electronics system includes the cold electronics, warm interface electronics, digitizing
and data handling electronics, cabling, and signal feed-through. As shown in Figure 3, a CMOS analog front
end ASIC inside the cryostat (the “cold electronics”) pre-amplifies and shapes the signal before sending it
over a ∼2m long twisted pair cable through a feed-through to the intermediate amplifier installed outside
the cryostat within a Faraday cage on top of the signal feed-through (the “warm interface electronics”). The
intermediate amplifier amplifies the signal further to make it suitable for transmission over a 20m long cable
to the TPC readout board (“digitizing and data handling electronics”) housed in a crate. The TPC readout
board continuously samples a received signal, passing the digitized outputs from the ADC to an FPGA for
data processing, reduction, and storage. The FPGA buﬀers processed data on board temporarily and then
transmits it to DAQ PCs through the crate backplane and optical links. The PCs store received data in hard
drives for further analyses. This paper is going to focus on the development of the TPC front end readout
electronics system.
2.2. Cryogenic Electronics
To reduce electronic noise the interconnection length between detector wire and preamplifier should be
as short as possible, thus minimizing the total capacitance seen at the preamplifier input [3]. To accomplish
this, the preamplifiers should be located inside the LAr cryostat, along with the wire bias voltage distribution
system, decoupling capacitors, and calibration networks. The initial preamplifier design was based on JFET,
which is located in the cold (∼120K) Argon gas above the liquid level. However, rapid CMOS technology
development supported by the Long Baseline Neutrino Experiment (LBNE) LAr TPC program enabled a
second look at the CMOS technology choice.
The CMOS ASIC technology oﬀers several advantages. The nominal noise performance of the CMOS
designs compares favorably to the JFET designs for the majority of wires. For wires terminating on the
chamber sides, the CMOS ASIC design avoids the additional capacitance of cables to reach preamplifiers
1290   H. Chen et al. /  Physics Procedia  37 ( 2012 )  1287 – 1294 
ADC
CLK
1
2
3
4
5
6
7
8
On Board Memory
CLK/
PLL
"Cold"-Twisted Pair
Cables
[~2-5 m]
Warm
Feedthrough
LAr
CMOS Analog 
Front End ASIC
in LAr @ ~90K
TPC Readout Board 
GAr
Decoupling
and Wire Bias
Warm Flange
2x8 + 2x7 rows pin carriers
32 readout channels/row
"Warm"- Shielded
Twisted Pair Cables
[~10-20 m]
DAQ in Detector Hall
Intermediate Amplifier 
Line Driver
Faraday Cage Extension
Single Vessel Cryostat with 8-10% Ullage
Foam Insulation
Optical Link
Receiver
To DAQ PC
Backplane
Transmit Module 
Optical
Transmitter
Digitizing Section Data Handling Section
PA+Sh+Drv
Flange
PMT Shaper
ADC
CLK
1
2
3
4
5
6
7
8
On Board Memory
CLK/
PLL
PMT Readout Board 
Optical Link
Receiver
To DAQ PC
Backplane
Transmit Module 
Optical
Transmitter
Digitizing Section Data Handling Section Trigger
Board
Beam Gate
FEM (Front End Module)
FPGA
D-SER
FPGA
D-SER
FEM (Front End Module)
8256 TPC channels
30 PMT channels
Fig. 3. Architecture of the MicroBooNE readout electronics system
in the gas. The CMOS ASIC design allows for an adjustable gain and filter time constant that can be better
optimized for the given operating conditions. It employs fewer connectors, and its soldered connection to its
motherboard oﬀers higher reliability than JFET preamplifier hybrid pins inserted into sockets. The CMOS
design allows signal shaping functions to be moved to the ASIC; and the calibration system simplifies
through channel selection capability on the ASIC. Finally a robust CMOS ASIC market exists, in contrast
to the limited number of potential suppliers available for supply of presorted JFET units.
Risks associated with the CMOS ASIC design include vulnerability to electrostatic discharge (ESD),
concerns about operating at the 87 K liquid argon temperature, and possible aging issues. These risks can
be mitigated through careful motherboard design that provides suﬃcient protection against ESD during
installation, extensive tests of the ASIC and motherboard at each prototyping stage to ensure functionality
at 87K, and performance of accelerated aging tests to verify that, though MicroBooNE run time will not test
CMOS lifetime limits. Following an internal review, the MicroBooNE collaboration oﬃcially adopted the
CMOS front end electronics at the December 2010 collaboration meeting.
2.3. Front End Readout Electronics Development
2.3.1. Cold Electronics
The CMOS analog front end ASIC integrates both preamplifier and shaper on a single chip. Each
chip has 16 independent channels accommodating signals from 16 wires, and each channel has a charge
injection capacitor for precision calibration. The shaper has four programmable gain settings (4.7, 7.8, 14
and 25 mV/fC) and four programmable peaking time settings (0.5, 1.0, 2.0 and 3.0 μs) that provide more
flexibility to the readout system. The CMOS ASIC’s better noise performance at liquid argon temperatures
allows all of the cold electronics to be submerged in the LAr, simplifying the TPC design. Induction plane
wires that terminate at the side of the TPC can be treated the same as all the other wires. The CMOS
ASICs consume only ∼10mW/channel of power, compared to the JFET preamplifier’s ∼140mW/channel,
eﬀectively reducing by 1 kW the heat load to be handled by the cryogenics system compared to the original
design.
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A picture of the layout of the CMOS analog front end ASIC is shown in Figure 4. The equivalent noise
charge (ENC) test results show that ENC < 700e− with 220 pF input capacitance and 1 μs peaking time at
liquid nitrogen temperature. The test results [4] agree closely with simulations and indicate that the analog
and the digital circuits (including the digital interface) operate as expected in the cryogenic environment.
Optimization of the input line parasitic resistance, improved BGR (Bandgap Reference) biasing circuit
and DC PSR (Power-Supply-Rejection), protection of CMP (Chemical-Mechanical Polishing) damage have
been introduced in the new prototype. Design guidelines that constrain the electric field and the current
density to address the lifetime issue of CMOS devices operated at cryogenic temperatures have been applied
to every single transistor in the ASIC design.
Fig. 4. Layout of the CMOS analog front end
ASIC
Fig. 5. Prototype top version of cold motherboard with four ASIC chips
The CMOS front end ASIC mounts onto a cold motherboard that provides signal interconnections be-
tween detector wires and preamplifier inputs, and between driver outputs and the cables to the signal feed-
through. The cold motherboard also provides a calibration network and bias voltage distribution for wire
planes. A calibration signal enters the cryostat via a feed-through and reaches the preamplifiers through the
motherboard. Each wire of the TPC receives a bias voltage between ±500V . The bias voltage reaches the
TPC wires via a two-fold redundant path that allows a detector to operate normally even if one bias voltage
channel fails.
Use of Roger 4000 series as the base material of the cold motherboard avoids potential contamination
risks of LAr associated with the commonly used FR-4. The Roger 4000 series material has a similar temper-
ature coeﬃcient to surface mounted components, which enhances the reliability of the electronics assembly
operated at cryogenic temperatures. The diﬀerent positions of the wire attachments along the top and sides
of the TPC require two types of cold motherboard. The top version of the motherboard has 192 readout
channels that include 96 Y channels, 48 U channels, and 48 V channels. The side version of the mother-
board has 96 readout channels that are either U channels or V channels. A picture of prototype top version
of a cold motherboard that has four ASIC chips populated is shown in Figure 5.
2.3.2. Warm Interface Electronics
The intermediate amplifiers provide ∼12dB gain to detector signals to make them suitable for transmis-
sion to the readout electronics board in the readout crate on the electronics platform about 20 meters away.
Each intermediate amplifier has 32 channels installed on the signal feed-through flange housed in a Faraday
cage to provide noise isolation. A picture of the prototype intermediate amplifier plugged on the signal
feed-through pin carrier is shown in Figure 6. The intermediate amplifier uses a 68-pin SCSI-3 connector to
drive the 32 channels of signal diﬀerentially for better noise immunity. The layout and connector position
have been carefully designed to ensure the card can be plugged on the pin carrier in either direction. This
eﬃciently utilizes the limited available space on the top of the feed-through, which also makes the design
of the Faraday cage easier.
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Fig. 6. Prototype intermediate amplifier plugged on signal
feed-through pin carrier Fig. 7. Prototype service board
The service board mounts on the top of the signal feed-through. It provides regulated low voltage, con-
trol and monitoring signals to the analog front end ASICs. It also provides pulse injection to preamplifiers
for precision calibration. Each signal feed-through has two service boards that are responsible for control,
monitoring and calibration of all readout channels on this feedthrough. The control, monitoring, and cal-
ibration signals are provided to front end electronics with two-fold redundancy. Should one set of signals
become defective the detector can still operate normally with the redundant set. Each service board plugs
onto a 64-pin carrier row. A picture of the prototype service board is shown in Figure 7.
The ASIC configuration board sits in the TPC front end power supply rack. It provides ASIC configura-
tion signals drivers from a commercial oﬀ-the-shelf digital I/O board. The ASIC configuration board drives
the digital serial configuration stream to the service board through a diﬀerential HDMI cable. The stream
passes to the front end ASICs from the service board through the cold cable. The ASIC configuration board
provides the interface between ASICs and control PC.
2.3.3. Digitizing and Data Handling Electronics
The TPC readout board receives the amplified and shaped detector signals from the intermediate ampli-
fiers; it then samples these signals continuously at a rate of 16 MHz. The digitized outputs from the ADC
pass to an FPGA for data processing, data reduction, and preparation for readout by the DAQ system.
The TPC readout board configures as a single readout card that reads 64 wires. It includes two parts, a
digitizing section and a data handling section. BNL has responsibility for the design of the digitizing section,
which is also known as Receiver and ADC board. Columbia University’s Nevis Laboratories (Nevis) has
responsibility for the data handling section, which is also known as FEM (front end module). The PMT
readout electronics system employs an identical data handling section that employs a diﬀerent analog front
end.
The Receiver and ADC board forms a “C” shaped board laid out as an 8-layer printed circuit board.
The FEM board consists of a 14-layer printed circuit board. The choice of a smaller board allows for short
trace lengths beneficial for high speed signals. The Receiver and ADC board uses eight commercial octal-
channel 12-bit ADCs ADI AD9222, each detector signal is digitized individually and continuously. The full
assembly comes together as a standard VME 9U card in height, with a 280 mm depth. A picture of the TPC
readout board assembly is shown in Figure 8.
2.3.4. Signal Feed-through and Cable Assembly
Cold cable, warm cable, and signal feed-throughs comprise the key parts for signal transmission from the
TPC to the readout electronics system. The signal feedthrough design must accommodate 100% hermeticity
and high signal density. The ATLAS [5] style pin carrier designed for a LAr Calorimeter [6] satisfies these
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Fig. 8. The TPC readout board prototype showing the BNL
(Receiver and ADC) and Nevis (FEM) sections Fig. 9. 3D drawings of a full signal feed-through assembly
requirements. Its available pin carrier design implies no need for additional engineering design. Two 8-row
pin carriers and two 7-row pin carriers weld onto a 14-inch CF flange with the Faraday cage mounted on
top to provide the shielding for intermediate amplifiers. The bias voltage feedthrough built onto a small
2.75-inch CF flange welded onto the signal feedthrough flange routes +440 V and -204 V bias voltages to
the detector wire planes. A filter board mounted on the bias voltage flange filters noise and ensures a good
ground connection. A 3D drawing of the signal feed-through assembly with electronics boards, bias voltage
feed-through, and Faraday cage is shown in Figure 9.
Cold cable transmits detector signal from the cold motherboard to the intermediate amplifier sitting
on top of the signal feed-through, and it distributes power to analog front end ASICs. The cold cable
design consists of custom built 32-pair twisted pair flat cable with Teflon FEP insulation, AWG 26 solid
core and silver plated conductor, and 100Ω (±10%) impedance. A 64-pin .100 inch spacing dual row
crimping connector completes full cable assembly. Custom designed shells with jack screws used in the
cable assembly ensure proper alignment of insertion on the signal feed-through pin carriers.
Warm cable transmits signals from the intermediate amplifier to the Receiver and ADC board plugged
into the readout crate. The commercial 68-pin SCSI-3 cable is used as the warm cable, which includes 34
diﬀerential pairs and two Micro-Density connectors. Its aluminum-foil shielding with 10% overlap functions
as a Faraday cage extension. This cable oﬀers low cost and commercial oﬀ-the-shelf availability for short
cable lengths, with longer custom built cables obtainable from multiple vendors.
2.4. Front End Electronics Test Stand at BNL
A front end electronics (FEE) test stand has been set up at BNL for complete characterization of the full
detector signal readout chain from analog front end ASIC to PC. To accomplish this test, an interface board
has been designed to transfer ADC data to a Xilinx FPGA evaluation board ML605 for data acquisition.
The test stand includes all of the front end electronics components, from the CMOS analog front end ASIC
to the Receiver and ADC board. Data is acquired to PC over the Ethernet.
The FEE test stand is fully up and running now. The plot of 64 channels of calibration waveforms
is shown in Figure 10. 32 channels of induction signals (bipolar response) and 32 channels of collection
signals (unipolar response) are plotted together, it shows the signal response is quite uniform. Preliminary
test results show the nonlinearity is less than 0.4%, and crosstalk is less than 0.7% across 64 channels.
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Fig. 10. Plot of 64 channels of calibration waveforms
Fig. 11. Plot of ENC of 64 channels with 150 pF Cd in room
temperature
Without detector capacitance, the ENC is ∼250e− with 1 μs peaking time in room temperature. With 150 pF
detector capacitance, the ENC is less than 950e− with 1 μs peaking time as shown in Figure 11.
3. Summary
LAr TPC is a high resolution imaging technology with excellent background rejection for neutrino
oscillation measurement and proton decay with potential to reveal new physics. Cryogenic electronics
installed close to the detector elements is critical to ease scaling issues and improve signal to noise ratio.
MicroBooNE readout electronics system architecture and data flow are well defined to accommodate
the diﬀerent running modes. MicroBooNE will be the first running neutrino experiment instrumented with
cryogenic CMOS analog front end ASIC. The front end electronics parts have been prototyped success-
fully and design is ready to be finalized based on the test results. MicroBooNE FEE test stand has been
constructed and is fully functioning.
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